Regviz

Freescale Semiconductor /MKE18F16 /SIM /FTMOPT1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as FTMOPT1

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKE18F16/SIM/FTMOPT1#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)FTM0SYNCBIT 0 (0)FTM1SYNCBIT 0 (0)FTM2SYNCBIT 0 (0)FTM3SYNCBIT 0 (00)FTM1CH0SEL 0 (00)FTM2CH0SEL 0 (0)FTM2CH1SEL 0 (0)FTM0_OUTSEL0 (0)FTM3_OUTSEL

FTM3_OUTSEL=0, FTM2CH1SEL=0, FTM3SYNCBIT=0, FTM1SYNCBIT=0, FTM2CH0SEL=00, FTM0SYNCBIT=0, FTM1CH0SEL=00, FTM2SYNCBIT=0, FTM0_OUTSEL=0

Description

FTM Option Register 1

Fields

FTM0SYNCBIT

FTM0 Sync Bit

0 (0): No effect.

1 (1): Write 1 to assert the TRIG1 input to FTM0. Software must clear this bit to allow other trigger sources to assert.
FTM1SYNCBIT

FTM1 Sync Bit

0 (0): No effect.

1 (1): Write 1 to assert the TRIG1 input to FTM1. Software must clear this bit to allow other trigger sources to assert.
FTM2SYNCBIT

FTM2 Sync Bit

0 (0): No effect.

1 (1): Write 1 to assert the TRIG1 input to FTM2. Software must clear this bit to allow other trigger sources to assert.
FTM3SYNCBIT

FTM3 Sync Bit

0 (0): No effect.

1 (1): Write 1 to assert the TRIG1 input to FTM3. Software must clear this bit to allow other trigger sources to assert.
FTM1CH0SEL

FTM1 CH0 Select

0 (00): FTM1_CH0 input

1 (01): CMP0 output

2 (10): CMP1 output

3 (11): CMP2 output
FTM2CH0SEL

FTM2 CH0 Select

0 (00): FTM2_CH0 input

1 (01): CMP0 output

2 (10): CMP1 output

3 (11): CMP1 output
FTM2CH1SEL

FTM2 CH1 Select

0 (0): FTM2_CH1 input

1 (1): exclusive OR of FTM2_CH0,FTM2_CH1, and FTM1_CH1
FTM0_OUTSEL

FTM0 channel modulation select with FTM1_CH1

0 (0): No modulation with FTM1_CH1

1 (1): Modulation with FTM1_CH1
FTM3_OUTSEL

FTM3 channel modulation select with FTM2_CH1

0 (0): No modulation with FTM2_CH1

1 (1): Modulation with FTM2_CH1

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data